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Abstract
The Logistics Specification and Analysis Tool (LSAT) is a model-based engineering tool used for manu-
facturing system design and analysis. Using a domain specific language, a system can be specified in LSAT. In
this paper, a conversion method is presented to obtain the system behavior of an LSAT specification in automata
structure.
I. INTRODUCTION
The Logistics Specification and Analysis Tool (LSAT)1 is a workbench for model-based system
design and analysis to enable concept flexible design of manufacturing systems. LSAT enables rapid
design-space exploration of supervisory controllers that orchestrate the behavior of these systems. The
foundations of LSAT have been described in literature, without explicitly mentioning the tool itself. [1]
provides an overview in which a number of LSAT’s functions are used; they consider the xCPS flexible
manufacturing system [2]. [1] shows how high-level activities can be used that consist out of low-level
actions in order to describe the system behavior in a compact manner. [1], [3], [4] show how a Finite
State Automaton (FSA) can be constructed on activity-level, which is much smaller than the would-be
state space on action-level, to express the system behavior. Requirements are expressed on activity-level,
and supervisor synthesis is applied in order to find the maximally permissive, safe, and nonblocking
behavior [5]. Timing characteristics of an activity can be captured using (max,+) algebra [6]. Using these
characteristics, a (max,+) statespace can be constructed. A throughput or makespan optimal controller
of the system can be found in the (max,+) statespace using optimal cycle ratio algorithms [7], [8].
Partial-order reduction is applied to improve the computational performance of the (max,+) analysis
in [9]. To improve system performance, a critical path technique [10] can be applied to identify the
system’s bottlenecks. During the engineering process, LSAT has the ability to supply several graphical
visualizations, such as Gantt charts, movement plots, probability distributions, and system architecture
diagrams.
Except for supervisor synthesis, all mentioned model-based system engineering procedures can be
performed using LSAT. Synthesis is performed using CIF [11]2, which is added to LSAT through a
plugin. CIF is an automata-based language and tool set used for modeling and synthesizing supervisory
controllers.
In previous work supervisor synthesis and timing analysis was performed on activity-level [3], [4].
The abstraction from action-level to activity-level can be beneficial, as performing these computations
on action-level can result in scalability issues [12]. However, some computations still require an explicit
behavioral model at action-level. For example, behavioral requirements may be given on action-level. It is
then impossible to (directly) perform supervisor synthesis or formal verification using these requirements
without considering the action-level behavior to at least some extent. In this work we elaborate on
the semantics of the specification of a manufacturing system in LSAT, and transform the action-level
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behavior of such a specification to automata. Such a model is used to understand the action-level behavior
of an LSAT specification and is a prerequisite for developing automata-based supervisor synthesis or
verification techniques for these systems.
The paper is structured as follows. In Section II we explain specification in LSAT, followed by an
elaboration on the interacting system components. Section III starts with preliminaries of automata, and
then uses the specification elements of Section II to construct sets of automata that describe the behavior
of an LSAT specification. Conclusions are given in Section IV.
II. LSAT SPECIFICATION
In this section, we first introduce the specification elements that comprise an LSAT specification.
Then, an interpretation of the control system architecture is provided, that uses the conceptual elements
of the specification.
A. Specification elements
An LSAT specification contains the following elements, these definitions are strongly based on [4]:
1) Peripherals: A set of peripherals P is defined. The set of peripherals is split into two disjoint
sets of either unmovable pu ∈ Pu, or movable pm ∈ Pm peripherals. A movable peripheral pm contains
a set of positions Lp. For an unmovable peripheral no positions are defined.
2) Resources: Each peripheral p is contained within exactly one resource r ∈ R. We assume a
function R : P → R, s.t. R(p) is the resource containing p.
3) Actions: An unmovable peripheral contains a set of actions Au ⊆ A it can execute. For every
action of an unmovable peripheral the time it takes to execute the action is specified. This amount of
time may be deterministic or stochastic in the form of a normal, triangular, or PERT distribution [13].
For a movable peripheral movement actions Am ⊆ A are defined that are directed movements between
its locations. A movable peripheral can move between all or a subset of its positions. For the movement
actions we assume functions Ls : Am → Lp and Lt : Am → Lp that respectively define the source
and target location of the movement of the action. A movement has a speed profile, which is either a
second- or third-order profile, and an optional settling time. Using the speed profile, the time of the
movement can be determined [14].
An action can be performed on exactly one peripheral. We assume a function A : P → 2A indicating
the actions that are performed by a peripheral.
4) Activities: An activity Act ∈ A is a DAG (N,→), consisting of a set nodes N and a set of
dependencies →⊆ N ×N . We assume a mapping function M : N → (A×P)∪ (R×{rl, cl}), which
associates a node to either a pair (a, p) referring to execution of action a on peripheral p; or to a pair
(r, v) with v ∈ {rl, cl}, referring to a claim (cl) or release (rl) of resource r. Nodes mapped to a pair
(a, p) are called action nodes, and nodes mapped to a claim or release of a resource are called claim and
release nodes respectively. All nodes mapped to the same peripheral are sequentially ordered to avoid
self concurrency. All action nodes are preceded by a claim node and succeeded by a release node of
the corresponding resource. Resources are claimed and released not more than once within an activity.
For the corresponding resource, a claim node is always succeeded by a release node, and a release node
is always preceded by a claim node. We assume a function R : A → 2R, s.t. R(Act) is the set of
resources that Act uses.
5) Dispatching sequences: We define a finite activity sequence ω as an ordered list of activities,
ω = Act1;Act2; ...;Actn. Sequences can be concatenated using the ‘;’ operator; ω = ω1;ω2. ω1 and
ω2 are then called subsequences. ε is the empty sequence, so ω; ε = ω. ω(i) denotes the i’th activity
in the sequence (in the case of the given sequence that is Acti). We use notation ω(i : j) to denote
the subsequence that goes from the i’th to the j’th activity in the sequence. |ω| denotes the length of
a sequence. The set of prefix sequences is given by prefix(ω) = {ε} ∪ {ω(1 : i)|1 ≤ i ≤ |ω|}. We use
notation ωn to denote n concatenated subsequences ω: ωn+1 = ωn;ω, and ω0 = ε.
A dispatching sequence seq is given as a finite activity sequence, appended by a finite activity
sequence that infinitely repeats; seq = ω1; (ω2)∞. Such a structure with a transient phase followed by
a periodic phase is consistent with the operational semantics of synchronous data flow graphs [15].
LSAT uses these semantics for the timing optimization synthesis algorithms. Note that ω1 and ω2
may or may not be empty, and ε∞ = ε. The prefix operation for a dispatching sequence follows:
prefix(ω1; (ω2)∞) =prefix(ω1) ∪ {ω1; (ω2)n;ωp|n ∈ N≥0, ωp ∈prefix(ω2)}
A single dispatching sequence can directly be specified, or a set of possible dispatching sequences
can be provided by a (network of) FSA. These FSA have the activities’ names as event labels and their
synchronous language defines possible dispatching sequences, this is further discussed in Section III-G.
B. System components
The behavior of a manufacturing system specified in LSAT can be modeled by the interacting
components that we introduce in this section. We introduce some vocabulary of these components




























Fig. 1. Components that model the behavior of an LSAT specification
The dispatching supervisor provides a dispatching sequence to the resource handler. The resource
handler acts as a FIFO queue and will claim each resource for the activity that is to use it next in the
dispatching sequence, when all incoming dependencies of the particular claim node in the activity are
met. While the resource is claimed, the resource controller executes the actions on the peripherals of
the resource that are associated with the action nodes in the activity model. The resource is released
once all incoming dependencies to the release node are met, making the resource available for claiming
by a next activity. There is direct communication between the resource controllers so that dependencies
between actions on different resources can (and will) be enforced.
III. BEHAVIORAL MODEL
In this section we use automata to give a formal behavioral description of the system components
introduced in Section II. In Section III-A we will provide some preliminaries on automata. In Section III-
B we will discuss instantiation of Activities and the instantiated dispatching sequence. In the subsections
thereafter we will provide definitions for automata describing the different elements of the system. In
Section III-G the combined behavior of the interacting automata is described. First, we consider an
untimed description of the system behavior; actions occur in an instantaneous and discrete manner in
the order as defined by the dependencies between the action nodes in the activities. An extension of
the behavioral description that includes continuous characteristics is discussed in Section III-H.
Automata were chosen for this behavioral definition, rather than for example Petri Nets, because
there is already existing integrated combined functionality between LSAT and CIF [11]. CIF is an
automata-based language and toolset.
A. Preliminaries on Automata
The behavioral description might require automata that consist out an infinite amount of states, as
shown in Section III-B. Therefore we use infinite state automata in our description, rather than more
commonly used finite state automata. This means that synthesis or verification can not directly be applied
to these models. However, the behavioral semantics are still clear. The models can act as a baseline to
show behavioral equivalence for synthesis or verification techniques that are applied to finite behavioral
descriptions.
An infinite state automaton is a 4-tuple A = (X,Σ, T,X0), where X is the set of states, Σ is the
set of events, T ⊆ X × Σ ×X is the set of transitions, and X0 ⊆ X is the set of initial states. Each
of these sets may be finite or infinite [16]. Σ∗ is the Kleene-closure of Σ [5]. We use notation A.X to
refer to states X in automaton A.
We use notation xs
σ−→ xt when there exists a transition (xs, σ, xt) ∈ T . We extend this notation to
strings w ∈ Σ∗; xs
wσ−→ xt if xs
w−→ xi and xi
σ−→ xt for some intermediate state xi ∈ X , and x
ε−→ x for
all x ∈ X . The language of an automaton is given by the set of all possible strings that can be executed
from some initial state: L(A) = {w|x0
w−→ xt, x0 ∈ X0, xt ∈ X}. ε is the empty string.
The synchronous composition [5] of automata A1 and A2 is denoted as A1||A2, which creates a new
automaton that contains the combined behavior of A1 and A2. In this composition, the automata can
independently execute their unique events, and shared events are synchronized in lock-step synchro-
nization. Synchronous composition is associative and commutative, and therefore extends to a set of
automata; ||({A1, A2, ..., An}) denotes (A1||A2||...||An).
B. Activity instantiation
Two instances of the same activity can be active at the same time. Let’s consider the activity Act
given in Figure 2, and a dispatching sequence seq = Act ; (Act)∞. Let us refer to the first instance of
Act in this sequence as Activity instance Act1, and the second instance as Act2. It is possible that Act1
performs the a action on peripheral p1 of R1 and releases R1, so that Act2 can claim this resource
and perform the a action, before Act1 has performed the b action. So, multiple instances of the same















Fig. 2. Example Activity Act DAG
The number of concurrent activities of the same instance is unbounded. Continuing the previous
example, it is possible for the activity instance Actn to perform the a action before any activity instance
Actm, with m < n, has performed action b. Essentially, the amount of a’s that have been performed,
has an influence on the amount of b’s that still may be performed. n may be of an arbitrarily large
size. This means that (for some combinations of dispatching sequences and activities) it is required to
keep track of an arbitrarily large (unbounded) amount of activity instances. For each activity instance
an automaton is used to track its progress, so there might be infinitely many of such automata. Also
in dispatching these (each time new) activity instances will occur, leading to automata with an infinite
amount of transitions and states. In conclusion, we allow the behavioral description to use an infinite
amount of states and/or an infinite amount of automata.
C. Used components
To construct the system behavior, we will make models of the above descriptions that are relevant to
a given dispatching sequence. E.g., peripherals that are not used, or activity instances that do not appear
in the instantiated dispatching sequence are also not included in the model. For seq = ω1; (ω2)∞, we
define the set of used activities A∈ = {Act ∈ A|∃i : ω1(i) = Act ∨ ∃j : ω2(j) = Act} used resources
R∈ = {r ∈ R|r ∈ R(Act),Act ∈ A∈}, and used peripherals P∈ = {p ∈ P|M(n) = (a, p), n ∈
N, (N,→) ∈ A∈}.
For any activity that appears in the ω2 part of the dispatching sequence we model an infinte amount
of activity instances. For any activity that appears in the ω1, but not the ω2, part of the dispatching
sequence we model the amount of activity instances as the number of times it appears in the dispatching
sequence. The set of used activity instances is given as Ã∈ = {Act j|Act ∈ A, j ∈ N>0, 1 ≤ j ≤ |{i ∈
N>0|ω1(i) = Act}|} ∪ {Act j|Act ∈ A,∃(i ∈ N>0) : ω2(i) = Act, j ∈ N>0}.
To denote an instance of Act , without the explicit instance number, we write Ãct .
D. Resource handler
The resource handler allows a resource to be claimed by one activity instance at a time, and claims
the resources for the activity instances as the respective activities appear in the dispatching sequence. We
capture these two functionalities in two seperate sets of automata: availability automata and claiming
automata.
1) Availability automata: Each resource can only be claimed by one activity instance at a time;
claim and release actions for this resource must occur in alternating manner. To model this behavior, we
construct a resource availability automaton Ar for each resource r ∈ R∈ as follows: Ar = (X,Σ, T,X0),
where:
• X = {released , claimed},
• Σ = {(Ãct , cl, r), (Ãct , rl, r)|Ãct ∈ Ã∈, R(Act) 3 r}
• T = {(released , (Ãct , cl, r), claimed)|Ãct ∈ Ã∈, r ∈ R(Act)} ∪ {(claimed , (Ãct , rl, r), released)|
Ãct ∈ Ã∈, r ∈ R(Act)},
• X0 = {released}.
Initially each resource is released. It can be claimed by any activity instance, by event (Ãct , cl, r). After
which, it can only be claimed again after it has been released; (Ãct , rl, r). The releasing will occur as
defined by the Activity automata, discussed later in Section III-E.
Example: An availability automaton for resource R1 is given in Figure 3.
released claimed
{(Ãct, cl, R1)|Ãct ∈ Ã∈, R1 ∈ R(Act)}
{(Ãct, rl, R1)|Ãct ∈ Ã∈, R1 ∈ R(Act)}
Fig. 3. Availability automaton AR1 for resource R1
2) Claiming automata: For each resource r we can define a resource claiming automaton Cr, that
claims the particular resource in the order that it is used by the activity instances in the dispatching
sequence. We introduce a function ρr that reduces a sequence so that it only contains the activity




Act ; ρr(ω) if r ∈ R(Act)
ρr(ω) if r 6∈ R(Act)
Given a dispatching sequence seq = ω1; (ω2)∞, we define the resource claiming automaton for resource
r as follows: Cr = (X,Σ, T,X0), where:
• X =prefix(seqr), with seqr = ρr(ω1); (ρr(ω2))∞
• Σ = {(Ãct , cl, r)|Ãct ∈ Ã∈, R(Act) 3 r},
• T = {(ωx, (Actj, cl, r), ωx;Act)|ωx ∈ X,ωx;Act ∈ X, j = 1 + |{i ∈ N>0|ωx(i) = Act}|}
• X0 = {ε}.
The states X are defined by the sequence of activity instances that have been performed on resource
r. The set of events Σ, are the claim actions of all activity instances that use resource r that appear in
this sequence. Each time, the claim action of the first activity in this sequence transitions to the next
state. Initially, all claim actions still need to be performed, so the empty sequence of activities that
use resource r is the initial state. The instance number of the activity instance (j) is incremented by
one each time the respective activity appears. For this, the amount of times the activity appears in the
sequence of activities that have been performed thus far in the particular state is used.
Example: Given dispatching sequence seq = ActA; (ActB;ActC)∞, where activity ActA uses resource
R1; ActB uses R1 and R2; ActC uses R2. Applying the definition above provides the two claiming
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(b) CR2
Fig. 4. Claiming automata, example
E. Resource controller
The resource controllers receive claim commands from the resource handler. They execute the actions
as defined in the respective activity. The resource controllers communicate with each other when
dependencies between them are defined in the activity definitions. The behavior of the resource controller
can be found by converting the activities (given as DAG) into automata.
For a given DAG Act = (N,→), we define a postset N ′ ⊆ N as a set of nodes in N that can
be reached by iteratively removing nodes and their respecting outgoing dependencies that have no
incoming dependencies in Act . Given Act = (N,→), N ′ is a postset of N if for all n in N \ N ′:
whenever (m,n) ∈→, then m 6∈ N ′ (of all nodes that are removed from N to construct N ′, all their
predecessor nodes are removed). Note that N and ∅ are postsets of N .
The Activity automaton BÃct for activity instance Ãct of activity Act = (N,→) can be given as
follows: BÃct = (X,Σ, T,X0), where:
• X = {N ′|N ′ is a postset of N},
• Σ = {(Ãct , a, p)|(a, p) ∈ N},
• T = {(N ′, (Ãct , a, p), N ′ \ {n})|M(n) = (a, p), N ′ ∈ X,n ∈ N ′},
• X0 = {N}.
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Fig. 5. Example Activity instance automaton for Activity Act
F. Peripherals
The system contains a set op peripherals P that execute actions. To each peripheral p a state is
associated, which is defined by the last action that is executed on the peripheral. E.g., for a lamp
peripheral, the state of the lamp is turned on if the last executed action was turning on the lamp.
The peripheral automata only contain actions that are used by one of the activities in the dispatching
sequence.
A peripheral automaton for an unmovable peripheral p (with p ∈ Pu) is given as follows. Qp =
(X,Σ, T,X0), where:
• X = {a|Act ∈ A∈, Act = (N,→), n ∈ N,M(n) = (a, p)}
• Σ = {(Ãct , a, p)|Ãct ∈ Ã∈,Act = (N,→), n ∈ N,M(n) = (a, p)},
• T = {(xs, (Ãct , a, p), a)|xs ∈ X, (Ãct , a, p) ∈ Σ},
• X0 = X.
A peripheral automaton for a movable peripheral p (with p ∈ Pm), is given as follows. Qp =
(X,Σ, T,X0), where:
• X = {{Ls(a)} ∪ {Lt(a)}|Ãct ∈ Ã∈,Act = (N,→), n ∈ N,M(n) = (a, p)},
• Σ = {(Ãct , a, p)|Ãct ∈ Ã∈,Act = (N,→), n ∈ N,M(n) = (a, p)},
• T = {(Ls(a), (Ãct , a, p), Lt(a))|(Ãct , a, p) ∈ Σ},
• X0 = X.
Note that we use the same action events as for the activity automata, so that the peripheral automata
and activity automata synchronize. This means multiple transitions can be added for the same action,
as they appear in different activity automata (e.g., σ1 = (Act1A, a1, p1), σ2 = (Act
2
A, a1, p1)). Note that
in the movable peripheral definitions sometimes transitions are disabled, these will also not be present
in the FSA. In an LSAT specification, no initial states or positions are specified for the peripherals. As
such, any state of the peripheral automata may be an initial state.
Example: In Figure 6(a) an automaton corresponding to an unmovable peripheral pu on which activity
instance Act1A can execute actions a and b is shown. In Figure 6(b) an automaton is given that corresponds
to a movable peripheral pm with positions left, middle, and right, that can move between left and middle,




(Act1A, a, pu) (Act
1
A, b, pu)
(a) Unmovable peripheral automaton
left middle right
(Act1B , l to m, pm)
(Act1B ,m to l, pm)
(Act1B ,m to r, pm)
(Act1B , r to m, pm)
(b) Movable peripheral automaton
Fig. 6. Peripheral automata
G. Combined system behavior
For a given dispatching sequence seq , we can construct the automata described above, their syn-
chronous composition of the relevant components (that appear in seq) describes the system behavior
for the sequence in automaton M seq :
M seq = ||({Ar|r ∈ R∈} ∪ {Cr|r ∈ R∈} ∪ {BÃct |Ãct ∈ Ã∈} ∪ {Qp|p ∈ P∈})
As per the definitions above, M seq may be given in a finite or infinite manner, depending whether seq
has an infinite part or not.
It is also possible to give a (network of) FSA that describes a set of possible dispatching sequences.
The alphabet of these FSA consists of the activities’ names. We refer to the the synchronous composition
of these FSA as FSA D. The language of this automaton is given by a set of words w ∈ L(D). Such
words can be seen as dispatching sequences, with the activities in the same order in the sequence as the
word. We then write w ≡ seq . As such, a set of dispatching sequences Seq is found for the language
L(D). A set of sequences Seq is considered complete for a dispatching FSA D iff: (1) there does not
exist a word in the language of D that is not a prefix of any sequence in seq ; ∀w ∈ L(D) : there
exists seqp ∈ prefix(seq) with seq ∈ Seq such that w ≡ seqp, and (2), there does not exist a prefix of
a sequence seq in Seq that is not in the language of D; ∀seq ∈ Seq(∀seqp ∈ prefix(seq)): there exists
w ∈ L(D) such that w ≡ seqp.
For each seq ∈ Seq , which may or may not be infinitely many, the automaton M seq can be constructed
as described in the previous sections. The combined behavior of all possible dispatching sequences is
then described in infinite state automaton MSeq = (X,Σ, T,X0), where:
• X = {xseq |x ∈M seq .X, seq ∈ Seq}
• Σ = {σ|σ ∈M seq .Σ, seq ∈ Seq}
• T = {(xseqs , σ, x
seq
t )|(xs, σ, xt) ∈M seq .T, seq ∈ Seq}
• X0 = {xseq0 |x0 ∈M seq .X0, seq ∈ Seq}





The authors note that complete sets Seq can be constructed in multiple ways. For any pair of sets
(Seq1, Seq2), where each set of sequences is complete for automaton D, the resulting automaton MSeq
has the same language. Because for any seq1 ∈ Seq1 we know that there exists a w1 ∈ L(D) such
that seq1 ≡ w1, and there also exists a seq2 ∈ Seq2 such that seq2 ≡ w1. Even if seq1 and seq2
are different, they represent the same order of activities, and therefore construct the same behavior
in MSeq . An example of different dispatching sequences that construct the same behavior is: seq1 =
A1;A2; (A1;A2)∞ and seq2 = A1; (A2;A1)∞.
H. Continuous behavior
In the above parts automata are constructed that model the behavior of an LSAT specification. In
the conversion from LSAT to the automata, some information was not translated, such as timing and
coordinates of the positions of the peripherals. In this section we shortly discuss how this information
can be contained in the automata model.
Hybrid automata [17] are automata with a set of continuous variables whose values are defined by
differential equations. The differential equation for a continuous variable can be dependent on the state
of the automaton, and the continuous variables can be updated (can jump value) when an event occurs.
The peripheral automata described in Section III-F can be modified to hybrid automata with intermediate
states that represent an action actively taking place. A transition leaving these intermediate states can
only occur if a certain amount of time has passed, or the target location has been reached. The time
and position are modeled as continuous variables that evolve by a differential equation. CIF has the
functionality to model such hybrid automata.
IV. CONCLUSIONS
LSAT is a model-based engineering tool used for concept flexible manufacturing system design and
analysis. Using a domain specific language, a system can be specified in LSAT. LSAT has the function-
ality of analysis, synthesis, visualization and validation that enables to quickly pinpoint improvement
areas of the system specification. An LSAT specification consists out of peripherals, resources, actions,
activities and dispatching sequences. In this paper, the semantics and formalisms of such a specification
are elaborated upon. An action-level behavioral model using automata is given for a system specified
in LSAT. For some LSAT specifications, this behavioral description may require an infinite amount
of states and transitions. This infinite explicit action-level model can act as a baseline in future work,
where it can be investigated if verification and synthesis perhaps can be applied to a finite abstraction
of this statespace, for action-level behavioral guarantees.
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